Login / Signup
A Full SW-HW Demonstration of GEMM Accelerators with RISC-V Instruction Extensions.
Seonghun Jeong
Jooyeon Lee
Jaeha Kung
Published in:
ICEIC (2024)
Keyphrases
</>
instruction set
ibm power processor
instruction set architecture
floating point
application specific
computer architecture
embedded systems
single chip
learning disabled students
multimedia
rapid prototyping
computer technology
computing systems
computing platform
signal processing
default logic
e learning