Login / Signup

Low-level implementation of the SISC protocol for thread-level speculation on a multi-core architecture.

Milan B. RadulovicSylvain GirbalMilo Tomasevic
Published in: Parallel Comput. (2017)
Keyphrases
  • low level
  • higher level
  • multi core architecture
  • high level
  • energy efficient
  • real time