Login / Signup

Design and implementation in an Altera's cyclone IV EP4CE6E22C8 FPGA board of a fast and robust cipher using combined 1D maps.

Alain Fanda DjomoAlain TiedeuJanvier Fotsing
Published in: IET Image Process. (2024)
Keyphrases