Login / Signup

Hardware architecture optimization for high-frequency zeroing and LFNST in H.266/VVC based on FPGA.

Junxiang ZhangQinghua ShengRui PanJiawei WangKuan QinXiaofang HuangXiaoyan Niu
Published in: J. Real Time Image Process. (2024)
Keyphrases