Login / Signup

Hardware-in-the-loop simulation of a UAV autonomous landing algorithm implemented in SoC FPGA.

Hubert SzolcTomasz Kryjak
Published in: CoRR (2022)
Keyphrases