Evolving defect tolerant structures for FPGA architectures.

Pauline C. Haddow

Published in: ACSCC (2011)

Keyphrases

high speed
website
multiscale
pattern recognition
low cost
hardware implementation
field programmable gate array
data mining
learning algorithm
evolutionary algorithm
signal processing
single chip
real time image processing
systolic array
verilog hdl