A Reconfigurable Applcation Specific Instruction Set Processor for Viterbi and Log-MAP Decoding.

Timo Vogt Norbert Wehn

Published in: SiPS (2006)

Keyphrases

instruction set
application specific
floating point
computer architecture
level parallelism
general purpose
parallel processing
embedded systems
memory subsystem
low cost
instruction set architecture