Sign in
Streamline Ahead-of-Time SYCL CPU Device Implementation through Bypassing SPIR-V.
Wenju He
Yilong Guo
Xinmin Tian
Hideki Saito
Wenwan Xing
Feng Zou
Chunyang Dai
Maosu Zhao
Haonan Yang
Published in:
IWOCL (2023)
Keyphrases
</>
data sets
high speed
efficient implementation
databases
data mining
information retrieval
case study
database systems
image sequences
bayesian networks
artificial neural networks
general purpose
parallel algorithm
implementation details
implementation issues