Login / Signup
A 6-bit 1GS/s DAC using an area efficient switching scheme for gradient-error tolerance.
Haonan Wang
Yufeng Yao
Tao Wang
Hui Wang
Yuhua Cheng
Published in:
IEICE Electron. Express (2013)
Keyphrases
</>
error tolerance
machine learning