Login / Signup
Size-aware Sharding For Improving Tail Latencies in In-memory Key-value Stores.
Diego Didona
Willy Zwaenepoel
Published in:
NSDI (2019)
Keyphrases
</>
memory size
memory requirements
memory space
random access
memory usage
computational complexity
standard deviation
memory footprint
genetic algorithm
multiresolution
optimal solution
real time
space complexity
bayesian networks
small size
power law
case study
image processing
limited memory
scales linearly
data sets