A design of high speed double precision floating point adder using macro modules.

Chi Huang Xinyu Wu Jinmei Lai Chengshou Sun Gang Li

Published in: ASP-DAC (2005)

Keyphrases

floating point
high speed
fixed point
building blocks
real time
low cost
design process
embedded systems
modular architecture
image processing
image sequences
square root
instruction set