Sign in

Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA.

Mahesh MNalesh SKala S
Published in: SoCC (2021)
Keyphrases
  • sparse matrix
  • neural network
  • hardware implementation
  • hardware architecture
  • floating point
  • data sets
  • data analysis
  • mobile devices