Login / Signup
A CLB-based CPLD Low-power Technology Mapping Algorithm considered a Trade-off.
Choong-Mo Youn
Jae-Jin Kim
Published in:
J. Inform. and Commun. Convergence Engineering (2007)
Keyphrases
</>
low power
trade off
power consumption
high speed
low cost
vlsi architecture
computational complexity
motion estimation