Translation Validation of High-Level Synthesis.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2010)