Login / Signup

A high speed graphics DRAM with low power and low noise data bus inversion in 54nm CMOS.

Seung-Wook KwackKae-Dal Kwack
Published in: IEICE Electron. Express (2009)
Keyphrases
  • high speed
  • low power
  • cmos technology
  • low cost
  • power consumption
  • low power consumption
  • vlsi circuits
  • signal processing
  • database management systems
  • digital camera
  • single chip