Sign in
Design Considerations for a Sub-25μW PLL with Multi-Phase Output and 1-450MHz Tuning Range.
Parikha Mehrotra
Baibhab Chatterjee
Shovan Maity
Shreyas Sen
Published in:
ISCAS (2021)
Keyphrases
</>
design considerations
wide range
high speed
random access memory
input data
rbf network
real time
data sets
neural network
mobile devices
pedagogical agents
fine tuning
low voltage