A cell transistor scalable DRAM array architecture.

Daisaburo Takashima Hiroaki Nakano

Published in: IEEE J. Solid State Circuits (2002)

Keyphrases

management system
scalable distributed
high speed
software architecture
main memory
web scale
design considerations
multi processor
real time
low cost
low power
hardware implementation
integrated circuit
multiprocessor architecture