Login / Signup

Reconfiguration Strategies for VLSI Processor Arrays and Trees Using a Modified Diogenes Approach.

Krishna P. BelkhalePrithviraj Banerjee
Published in: IEEE Trans. Computers (1992)
Keyphrases
  • high speed
  • single chip
  • decision trees
  • gate array
  • signal processing
  • low power
  • parallel processing
  • computer architecture
  • tree models
  • chip design
  • multi core processors