Cross-layer analysis of software fault models and countermeasures against hardware fault attacks in a RISC-V processor.
Johan LaurentVincent BeroulleChristophe DeleuzeFlorian Pebay-PeyroulaAthanasios PapadimitriouPublished in: Microprocess. Microsystems (2019)