Login / Signup

A dual-retention time architecture towards secure and high performance STT-RAM main memory subsystem.

Taemin LeeSungjoo Yoo
Published in: ISOCC (2016)
Keyphrases