Login / Signup

Multi-application Based Fault-Tolerant Network-on-Chip Design for Mesh Topology Using Reconfigurable Architecture.

P. Veda BhanuPranav Venkatesh KulkarniSai Pranavi AvadhanamSoumya J.Linga Reddy Cenkeramaddi
Published in: VDAT (2019)
Keyphrases
  • fault tolerant
  • interconnection networks
  • fault tolerance
  • network on chip
  • reconfigurable architecture
  • distributed systems
  • load balancing
  • embedded systems
  • image processing