Login / Signup
Highly Reliable Reference Bitline Bias Designs for 64 Mb and 128 Mb Chain FeRAMs.
Ryu Ogiwara
Daisaburo Takashima
Sumiko M. Doumae
Shinichiro Shiratake
Ryosuke Takizawa
Hidehiro Shiga
Published in:
IEEE J. Solid State Circuits (2015)
Keyphrases
</>
highly reliable
times faster
inter frame
data mining
hard disk
real time
neural network
data structure
multiresolution
motion estimation