Login / Signup
Soft error reduction in combinational logic using gate resizing and flipflop selection.
Rajeev R. Rao
David T. Blaauw
Dennis Sylvester
Published in:
ICCAD (2006)
Keyphrases
</>
error reduction
classification error
classification accuracy
significant improvement
semi supervised
machine learning
feature selection
pairwise
decision rules
class imbalance
iterative learning
learning process
probabilistic model
error rate
benchmark datasets