Login / Signup
A 32 kb/s ADPCM Codec Single-Chip LSI Based on CCITT's G.721 Standard.
Makoto Nakamura
Hideo Suzuki
Takashi Kamitake
Masahiko Ohnishi
Tsunetaro Saki
Takashi Totoki
Hitoshi Tsuchihashi
Published in:
ICC (1986)
Keyphrases
</>
single chip
low power
low cost
highly parallel
latent semantic indexing
knowledge base
image sensor
embedded processors
cmos image sensor
image sequences
computational complexity
video coding
image reconstruction