A highly parallel design for irregular LDPC decoding on GPGPUs.

Tsou-Han Chiu Hsien-Kai Kuo Bo-Cheng Charles Lai

Published in: APSIPA (2012)

Keyphrases

highly parallel
single chip
efficient implementation
real time
low cost
information systems
general purpose
fine grained