Network-on-Chip Architectures for Neural Networks.

Dmitri Vainbrand Ran Ginosar

Published in: NOCS (2010)

Keyphrases

neural network
network on chip
interconnection networks
routing algorithm
pattern recognition
network simulator
multi processor
multi core processors
packet switched
web services
power consumption
fault tolerant
power dissipation