Login / Signup

Techniques to improve linearity of CMOS sample-and-hold circuits for achieving 100 dB performance at 80 MSps.

Preetam TadeparthyM. Das
Published in: ISCAS (5) (2002)
Keyphrases
  • high speed
  • delay insensitive
  • analog vlsi
  • artificial neural networks
  • low cost
  • neural network
  • data mining
  • learning algorithm
  • data structure
  • circuit design
  • sample points