3D Thermal-aware floorplanner for many-core single-chip systems.

David Cuesta José L. Risco-Martín José L. Ayala David Atienza

Published in: LATW (2011)

Keyphrases

single chip
software implementation
highly parallel
low cost
low power
real time
computer systems
information systems
digital images