C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
High-Level Synthesis Considering Layer Assignment on Timing in 3D-IC.
Myeongwoo Jin
Doekkeun Oh
Juho Kim
Published in:
ISOCC (2022)
Keyphrases
</>
high level synthesis
integrated circuit
parallel architecture
design space exploration
multi layer
neural network
case study
real world
scheduling problem
parallel processing