Login / Signup
Design of Alignment Marker Sequences in Ethernet to Suppress Baseline Wander and Clock Wander.
Mingxing Zhang
Zhengchun Zhou
Xiong Deng
Xihua Zou
Published in:
IEEE Syst. J. (2024)
Keyphrases
</>
data sets
high speed
building blocks
embedded systems
e learning
design process
design principles
design decisions
design methodology
real time
neural network
genetic algorithm
pairwise
hidden markov models
sequence alignment
design space