Login / Signup
VHDL Implementation of High-Performance and Dynamically Configures Multi-port Cache Memory.
Hassan Bajwa
Isaac G. Macwan
Vignesh Veerapandian
Xinghao Chen
Published in:
ITNG (2010)
Keyphrases
</>
main memory
memory management
hardware implementation
shared memory multiprocessors
cache conscious
memory subsystem
garbage collection
low cost
circuit design
embedded processors
shared memory
computational power
memory space
flash memory
hardware design
dynamically created