A reconfigurable FPU as IP component for SoCs.

Claudio Brunelli Fabio Campi Juha Kylliäinen Jari Nurmi

Published in: SoC (2004)

Keyphrases

low cost
real time
floating point unit
floating point
neural network
missing data
fine grain
reconfigurable architecture