Login / Signup
A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects.
Hyunjun Jang
Baik Song An
Nikhil Kulkarni
Ki Hwan Yum
Eun Jung Kim
Published in:
NOCS (2012)
Keyphrases
</>
design considerations
low cost
design process
physical design
case study
circuit design
neural network
user interface
computer aided
single chip
hybrid learning
cmos technology
programmable logic