Login / Signup
Analysis of different protocol description styles in VHDL for high-level synthesis.
Maher Rahmouni
Ahmed Amine Jerraya
Polen Kission
Antonio Carneiro de Mesquita Filho
Aloysio Pedroza
Luci Pirmez
Published in:
EURO-DAC (1996)
Keyphrases
</>
image analysis
lightweight
formal analysis
high level synthesis
pattern recognition
multi agent systems
data analysis