Login / Signup
FPGA Implementation of Deep Neural Network Based Equalizers for High-Speed PON.
Noriaki Kaneda
Ziyi Zhu
Chun-Yen Chuang
Amitkumar Mahadevan
Bob Farah
Keren Bergman
Doutje T. van Veen
Vincent Houtsma
Published in:
OFC (2020)
Keyphrases
</>
fpga implementation
high speed
hardware implementation
low power
neural network
real time
field programmable gate array
computer vision
image processing algorithms
image processing
low cost
fine grained