Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array.