Implementation of a baseline RISC for the realization of a dynamically reconfigurable processor.

Hajer Najjar Riad Bourguiba Jaouhar Mounie

Published in: SSD (2015)

Keyphrases

instruction set
floating point
computer architecture
hardware architecture
computation intensive
high speed
parallel processing
implementation details
memory management
relative improvement
parallel architecture
memory access
processor core