Low FPGA area multiplier blocks for full parallel FIR filters.

Kenneth N. Macpherson Robert W. Stewart

Published in: FPT (2004)

Keyphrases

fir filters
hardware implementation
finite impulse response
field programmable gate array
signal processing
filter bank
shared memory
filter design
parallel computing
image processing
image analysis
multiresolution
least squares
building blocks
digital filters