Login / Signup
P5: Programmable Parsers with Packet-level Parallel Processing for FPGA-based Switches.
Junnan Li
Zhigang Sun
Biao Han
Published in:
ANCS (2017)
Keyphrases
</>
parallel processing
computational power
processing speed
distributed processing
parallel computation
parallel architectures
natural language processing
parallel programming
electronic circuits
ibm sp
low cost
dependency parsing
parallel computers
parallel architecture