Login / Signup
A portable clock multiplier generator using digital CMOS standard cells.
Michel Combes
Karim Dioury
Alain Greiner
Published in:
IEEE J. Solid State Circuits (1996)
Keyphrases
</>
power consumption
high speed
neural network
lightweight
learning algorithm
low power
digital curves