Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers.

Ahmed Shebaita Yehea I. Ismail

Published in: IEEE Trans. Circuits Syst. II Express Briefs (2008)

Keyphrases

circuit design
user interface
low power
real time
expert systems
low cost
building blocks
engineering design
data sets
neural network
information systems
high speed
design process
single chip
low voltage