Login / Signup
A 10-Bit, 50 MS/s, 55 fJ/conversion-step SAR ADC with split capacitor array.
Seong Jin Cho
Yohan Hong
Taegeun Yoo
Kwang-Hyun Baek
Published in:
ASICON (2011)
Keyphrases
</>
analog to digital converter
sar images
post processing
random access memory
synthetic aperture radar
low cost