Login / Signup
A New Design of a CMOS Vertical Hall Sensor with a Low Offset.
Fei Lyu
Shuo Huang
Chaoran Wu
Xingcheng Liang
Pengzhan Zhang
Yuxuan Wang
Hongbing Pan
Yu Wang
Published in:
Sensors (2022)
Keyphrases
</>
design process
artificial intelligence
sensor networks
low cost
engineering design
neural network
case study
building blocks
power consumption
computer aided
low power
design methodology
single chip
high sensitivity
cmos image sensor