Performance evaluation of delay testable enhanced scan flip-flop.

Ashok Kumar Suhag Vivek Shrivastava

Published in: Int. J. Syst. Assur. Eng. Manag. (2012)

Keyphrases

power dissipation
flip flops
power consumption
low power
neural network
multiple input
low cost
digital signal processing
cmos technology