A vectorized systolic array for block constrained RLS.

Hideaki Sakai Manabu Kuroda

Published in: ICASSP (3) (1994)

Keyphrases

systolic array
reconfigurable architecture
data flow
parallel architecture
least squares
hybrid learning
regularized least squares
neural network
markov random field
signal processing
recursive least squares