Low Voltage CMOS Active Inductor with Bandwidth and Linearity Improvement.

Priya Meharde Vandana Niranjan Ashwani Kumar

Published in: ISED (2014)

Keyphrases

low voltage
power line
design considerations
random access memory
cmos technology
power management
image processing