Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance.

Published in: IEEE J. Solid State Circuits (1997)

Keyphrases

high speed
power dissipation
flip flops
low power
power consumption
input output
chip design
low cost
cmos technology
real time
data sets
single chip
circuit design