A Hardware Architecture for Adaptive Loop Filter in VVC Decoder.

Xin Wang Heming Sun Jiro Katto Yibo Fan

Published in: ASICON (2021)

Keyphrases

hardware architecture
loop filter
hardware implementation
motion estimation and compensation
neural network
video sequences
pattern recognition
high speed
low complexity
motion compensated
error concealment
interpolation filter