C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs.
Moon Seok Kim
William Cane-Wissing
Jack Sampson
Suman Datta
Vijaykrishnan Narayanan
Sumeet Kumar Gupta
Published in:
ISVLSI (2015)
Keyphrases
</>
low cost
energy consumption
high speed
low power
low energy
power consumption
energy minimization
power dissipation
minimum energy
artificial neural networks
energy efficiency
energy efficient
critical path
cost benefit
analog vlsi
vlsi circuits