Modelling mismatch effects in CMOS translinear loops and current mode multipliers.

Mirko Gravati Maurizio Valle

Published in: ECCTD (2005)

Keyphrases

floating gate
low cost
power consumption
low voltage
neural network
training data
pairwise
artificial neural networks
natural images
optimization algorithm